



DECLARATION FOR TRANSLATION

I, Hajime Inoue , a Patent Attorney, of Ogikubo TM Bldg., 5-26-13, Ogikubo, Suginami-ku, Tokyo 167-0051, Japan, do solemnly and sincerely declare:

That I have a thorough knowledge of Japanese and English languages; and

That the attached pages contain a correct translation into English of the Japanese document filed on March 26, 2001 as

U.S. Patent Application No. 09/818,263

entitled "LIQUID CRYSTAL DEVICE, LIQUID CRYSTAL DRIVING DEVICE AND METHOD OF DRIVING THE SAME, AND ELECTRONIC EQUIPMENT"

I hereby declare that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine and/or imprisonment under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Date: July 6, 2001


Hajime Inoue



LIQUID CRYSTAL DEVICE, LIQUID CRYSTAL DRIVING DEVICE AND
METHOD OF DRIVING THE SAME, AND ELECTRONIC EQUIPMENT

BACKGROUND OF THE INVENTION

5

FIELD OF THE INVENTION

The present invention relates to a liquid crystal device, liquid crystal driving device and method of driving the same, and electronic equipment.

10

DESCRIPTION OF THE RELATED ART

15

20

Alternating voltage driving such as polarity inversion driving every frame (hereinafter, briefly described as frame inversion driving), polarity inversion driving every line (hereinafter, briefly described as line inversion driving), and polarity inversion driving every dot (hereinafter, briefly described as dot inversion driving) is known at present as a driving system of an active matrix type liquid crystal device, particularly, a TFT type liquid crystal device. Further, in such driving systems, a driving system (hereinafter, briefly described as an opposite electrode inversion driving system) for applying the voltage of polarity reverse to that of a voltage applied to a pixel electrode to an opposite

electrode is simultaneously adopted to reduce power consumption. In the following description, respective operations of the frame inversion driving and the line inversion driving using the opposite electrode inversion driving system will next be explained.

Figs. 10A to 10C are views for explaining a conventional operation of the frame inversion driving. In the frame inversion driving, the voltage polarity of a data signal supplied to a data line is inverted every one frame period as shown in Fig. 10A. The voltage supplied to the data line is set to positive polarity $+V$ in a frame period f_1 , and is set to negative polarity $-V$ in a frame period f_2 . A voltage V_{com} of the opposite electrode applied to the opposite electrode is also inverted every one frame period in synchronization with this voltage supplied to the data line. The voltage difference between the voltage V of this data signal and the voltage V_{com} of the opposite electrode is applied to a liquid crystal. This is visually shown in Fig. 10B.

Fig. 10C shows a change in voltage applied to each pixel of a liquid crystal panel having e.g., 240 scanning lines with the passage of time. Selected periods for sequentially selecting the 240 scanning lines one by one are respectively defined as H_1 to H_{240} . Here, for

convenience, ± 5 V is uniformly applied to the liquid crystal as an example. The data signal of the positive polarity is applied in the frame period f_1 . When a scanning line 1 is selected in a selected period H_1 , the voltage of +5 V is applied to a pixel corresponding to the selected scanning line 1. When a scanning line 2 is selected in a selected period H_2 , the voltage of +5 V is similarly applied to a pixel corresponding to the selected scanning line 2.

At this time, as shown in Fig. 10A, the voltage V_{com} of the opposite electrode is changed in synchronization with the beginning of the selected period H_1 of the frame period f_1 . Therefore, a voltage caused by parasitic capacity, etc. is applied to the liquid crystal of pixels corresponding to scanning lines 2 to 240 during the selected period H_1 in which the scanning line 1 is selected in the frame period f_1 .

As shown in Fig. 12, this parasitic capacity is a capacity C_{GD} generated between a gate G and a drain D of a thin film transistor (TFT) 30, and a capacity C_{DS} generated between the drain D and a source S. It is further considered that there is also an influence of wiring capacity floated in wiring.

0909T20"E9231850

In Fig. 10C, a voltage change caused by the parasitic capacity, etc. is set to ± 0.1 V as one example. Accordingly, a voltage of $+0.1$ V caused by the parasitic capacity is added to -5 V as a voltage originally applied to the liquid crystal of a pixel corresponding to the scanning line 2 during the selected period H_1 so that the voltage actually applied to this liquid crystal becomes -4.9 V. Similarly, a parasitic capacity value $+0.1$ V is added to -5 V as a voltage originally applied to the liquid crystal during the selected period H_2 on a scanning line 3 selected in a selected period H_3 so that the voltage actually applied to the liquid crystal becomes -4.9 V. Similarly, the voltage applied to the liquid crystal is changed by the parasitic capacity on each of scanning lines 4 to 240. At this time, the interval of a period for applying the voltage changed by the parasitic capacity to the liquid crystal is different every scanning line as shown in Fig. 10C, and this difference causes flicker, display irregularities due to luminance inclination in a vertical direction, etc.

Figs. 11A to 11C are views for explaining an operation of the line inversion driving. In the line inversion driving, as shown in Fig. 11A, the voltage

093403074001
polarity of the data signal supplied to the data line is
inverted every selected period for selecting each scanning
line, and every one frame period. In Fig. 11A, a positive
polarity voltage $+V$ or a negative polarity voltage $-V$ is
5 applied to the pixel electrode every selected period. The
voltage V_{com} applied to the opposite electrode is also
inverted in synchronization with this voltage applied to
the pixel electrode. Fig. 11B visually shows a change in
voltage applied to the liquid crystal every selected period
10 for selecting the scanning line, and every one frame
period.

Fig. 11C shows an operation in which the voltage
polarity on an adjacent scanning line is further inverted
in the frame inversion driving of Fig. 10C. A data signal
15 voltage of $+5$ V is applied to the data line in the selected
period H_1 of the frame period f_1 on the scanning line 1. A
data signal voltage of -5 V is applied to the data line
during the selected period H_2 on the scanning line 2
selected in the selected period H_2 . In this case, polarity
20 of the opposite electrode is inverted in the selected
period H_2 of the scanning line 1. Thus, a voltage of -0.1
V accumulated within the TFT 30 and wiring and caused by
the parasitic capacity is added to a pixel so that the

091223.074001
TOP SECRET
voltage becomes +4.9 V. Similarly, a voltage of ± 0.1 V caused by the parasitic capacity is also added to +5 V or -5 V as a voltage originally applied to the liquid crystal on respective scanning lines 3 to 240. The voltage applied to the liquid crystal is changed by this voltage caused by the parasitic capacity. However, a period of this change becomes one line period and is not easily recognized as flicker so that image quality is improved in comparison with the frame inversion driving system. Further, the voltage polarity of the opposite electrode must be changed every selected period in the line inversion driving system. Therefore, it is necessary to synchronize timing for inverting the polarity of the opposite electrode with each selected period so that power consumption is increased in comparison with the frame inversion driving system.

SUMMARY OF THE INVENTION

A liquid crystal device in one aspect of the present invention comprises:

M (M is an integer equal to or greater than 2) rows of scanning lines, and N (N is an integer equal to or greater than 2) columns of data lines;

M x N number of switching element respectively

connected to one of the M rows of scanning lines and one of the N columns of data lines;

M X N number of pixel electrodes respectively connected to one of the M X N number of switching element;

5 M rows of opposite electrodes arranged oppositely to respective rows of the M X N number of pixel electrodes through a liquid crystal layer;

scanning line driving circuit which supplies a scanning signal including a scanning period for selecting
10 at least one of the M rows of scanning lines to the M rows of scanning lines;

data line driving circuit which supplies a data signal to the N columns of data lines; and

polarity inverting circuit which inverts a polarity
15 of a voltage applied to the liquid crystal layer by changing a voltage supplied to an opposite electrode of a row corresponding to the selected scanning line in synchronization with the scanning period.

In other aspect, a driving device in this liquid
20 crystal device and a driving method of this liquid crystal device are respectively defined.

In accordance with the liquid crystal device, liquid crystal driving device and method of driving the same in

the respective aspects, the opposite electrode is divided every row. When the polarity of the voltage applied to the liquid crystal layer is inverted, the voltage applied to the opposite electrode in each row is changed in
5 synchronization with timing at a selecting time of each scanning line.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a view showing a liquid crystal device in
10 accordance with each of first and second embodiments.

Fig. 2 is a block diagram for showing one example of the construction of an opposite electrode driving circuit of the liquid crystal device of Fig. 1.

Fig. 3 is a view for explaining an operation of the
15 opposite electrode driving circuit of Fig. 2.

Fig. 4 is a timing chart showing an operation of the liquid crystal device in accordance with the first embodiment.

Fig. 5 is a timing chart showing an operation of the
20 liquid crystal device in accordance with the second embodiment.

Fig. 6 is a view showing a liquid crystal device in accordance with a third embodiment.

Fig. 7 is a view showing one example of a data signal

DS generated in a signal control circuit section of the liquid crystal device of Fig. 6.

Fig. 8 is a timing chart showing an operation of the liquid crystal device of Fig. 6.

5 Fig. 9 is a view of an opposite substrate in which an opposite electrode utilized in the present invention is arranged in a rectangular shape.

10 Fig. 10A is a view showing a driving waveform of conventional frame inversion driving, and Fig. 10B is a view showing writing polarity to each pixel, and Fig. 10C is a view for explaining a frame inversion driving system in more detail.

15 Fig. 11A is a view showing a driving waveform of conventional line inversion driving, and Fig. 11B is a view showing writing polarity to each pixel, and Fig. 11C is a view for explaining a line inversion driving system in more detail.

Fig. 12 is a view for explaining the parasitic capacity of a TFT.

20

DESCRIPTION OF THE EMBODIMENTS

The present invention can provide a liquid crystal device, liquid crystal driving device and method of driving the same, and electronic equipment with low power

consumption for solving the problem that a voltage to be applied to a liquid crystal is changed by parasitic capacity, etc. and is therefore recognized as flicker.

A liquid crystal device in one embodiment of the present invention comprises:

M (M is an integer equal to or greater than 2) rows of scanning lines, and N (N is an integer equal to or greater than 2) columns of data lines;

M X N number of switching element respectively connected to one of the M rows of scanning lines and one of the N columns of data lines;

M X N number of pixel electrodes respectively connected to one of the M X N number of switching element;

M rows of opposite electrodes arranged oppositely to respective rows of the M X N number of pixel electrodes through a liquid crystal layer;

scanning line driving circuit which supplies a scanning signal including a scanning period for selecting at least one of the M rows of scanning lines to the M rows of scanning lines;

data line driving circuit which supplies a data signal to the N columns of data lines; and

polarity inverting circuit which inverts a polarity

of a voltage applied to the liquid crystal layer by changing a voltage supplied to an opposite electrode of a row corresponding to the selected scanning line in synchronization with the scanning period.

5 In other embodiments, a driving device within this liquid crystal device and a driving method of this liquid crystal device are respectively defined.

10 In accordance with the liquid crystal device, liquid crystal driving device and method of driving the same in the respective embodiments, the opposite electrode is first divided every row. When the polarity of the voltage applied to the liquid crystal layer is inverted, the voltage applied to the opposite electrode in each row is changed in synchronization with timing at a selecting time of each scanning line. Thus, it is possible to restrain flicker due to the influence of parasitic capacity accumulated within a switching element and wiring. Further, frequency of the voltage applied to the opposite electrode can be reduced, and power consumption can be reduced.

The polarity inverting circuit may invert a voltage supplied to the opposite electrodes for the respective rows in synchronization with a beginning of the scanning period. This is because the voltage supplied to the opposite

electrode can be changed in synchronization with a change in the data signal.

The polarity inverting circuit may comprise: a memory section which holds a first electric potential or a second electric potential as an electric potential for each of the M rows of opposite electrodes, and updates the held electric potential every scanning period; and an electric potential selecting circuit for selecting the electric potential supplied to the M rows of opposite electrodes based on the first electric potential or the second electric potential outputted from the memory section every scanning period.

In accordance with such a construction, the polarity inverting circuit can be operated in synchronization with the scanning period for selecting the scanning line.

The memory section may be a shift register which sequentially shifts an input signal of the first electric potential or the second electric potential. When the shift register is used, frame inversion driving for inverting the polarity of the voltage applied to the liquid crystal layer every frame can be easily embodied. This embodiment of the present invention is not limited to use of the frame inversion driving, but can be also applied to line inversion driving.

The M rows of opposite electrodes may be formed by M number of rectangular electrodes formed along each of the M rows of scanning lines, and the M number of rectangular electrodes may be insulated from each other.

5 In accordance with such a construction, only an opposite electrode corresponding to the selected scanning line is selected, and the polarity of the voltage applied to the liquid crystal layer can be inverted by the polarity inverting circuit.

10 Further, a substrate in another embodiment has M rows of opposite electrodes.

The substrate having such a construction is used together with an active matrix substrate of the liquid crystal device in accordance with one embodiment of the present invention as a pair so that the voltage supplied from the opposite electrode driving circuit every scanning line can be easily controlled.

The embodiments of the present invention will next be explained in further detail with reference to the drawings.

20 First Embodiment

Fig. 1 shows a block diagram of a liquid crystal device in the invention.

This liquid crystal device is constructed by a liquid

For example, the liquid crystal panel 10 is

constructed by (m X n) (e.g., 2 · m · 240, 2 · n · 300 in
this embodiment) pixels. A data line X₁ is connected to a
source S of a TFT 30, and a scanning line Y₁ is connected
to a gate G of the TFT 30 in a certain one pixel M11 within
5 the liquid crystal panel 10. Data lines X₁ to X_n are
operated by the data line driving circuit 22, and scanning
lines Y₁ to Y_m are operated by the scanning line driving
circuit 20. A pixel electrode 32 is arranged in a drain D
of the TFT 30. One end of a pixel capacitor 40 charged
10 with a voltage applied to the liquid crystal layer, and one
end of a holding capacitor 42 for holding data are
connected to this pixel electrode 32. Each of the other
ends of the pixel capacitor 40 and the holding capacitor 42
is connected to the opposite electrode C₁.

15 (m X n) pixels each having the same construction as
the pixel M11 as mentioned above are formed within the
liquid crystal panel 10.

Power, a data signal, a synchronous signal and clock
signals CLK1, CLK2 are supplied from the exterior to the
20 liquid crystal device of Fig. 1.

The signal control circuit section 12 supplies the
clock signal CLK1, a data signal Da and a horizontal
synchronous signal Hsync to the data line driving circuit

22. For example, the data signal Da is a digital signal for showing coloring of about 16 million 770 thousand colors by each of RGB signals of 8 bits. The data line driving circuit 22 latches the data signal Da in timing of the clock signal CLK1. The horizontal synchronous signal Hsync is supplied to the data line driving circuit 22 in synchronization with the latch of the data signal Da on one line. The latched data signal Da on one line is converted to an analog signal based on this horizontal synchronous signal Hsync and a reference voltage from the gray scale voltage circuit section 14. Next, the data signal Da is next impedance-converted and supplied to the data line X.

The signal control circuit section 12 supplies the clock signal CLK2 and a vertical synchronous signal Vsync to the scanning line driving circuit 20. The scanning line driving circuit 20 sequentially switches a selected scanning line Y in timing of the clock signal CLK2. In a selected period in which a certain specific scanning line Y is selected, a scanning signal voltage for turning-on the gate of the TFT 30 connected to the scanning line is applied. A signal including this scanning signal voltage is defined as a scanning signal S. This scanning signal S is also sequentially defined as S_1 , S_2 , ---, S_{240} from a scanning signal supplied at the beginning of a frame

period. A data signal voltage V_d outputted from the data line driving circuit 22 is supplied to the data line X in synchronization with this scanning signal S. After one frame period in which all the scanning lines X are scanned, the vertical synchronous signal V_{sync} is supplied to the scanning line driving circuit 20, and the scanning line Y is again scanned from the head.

As described later, the signal control circuit section 12 supplies the clock signal CLK2 and a polarity inverted signal FR to the opposite electrode driving circuit 24.

The power supply circuit section 16 supplies power to the gray scale voltage circuit section 14, the scanning line driving circuit 20, the data line driving circuit 22 and the opposite electrode driving circuit 24. For example, the opposite electrode driving circuit 24 supplies two kinds of voltages, e.g., voltages of positive and negative polarities to the opposite electrode C based on this supplied power.

For example, as shown in Fig. 2, the opposite electrode driving circuit 24 is constructed by a memory section, e.g., a shift register 50 and an electric potential selecting circuit 56. The electric potential selecting circuit 56 is constructed by a level shifter 54

and a driver 52.

For example, the shift register 50 is constructed by 240 delay type flip flops (FF1 to FF240) connected in series. Information stored to the shift register 50 is shifted every time the clock signal CLK2 is inputted. The information stored to the shift register 50 is converted to an analog signal by the level shifter 54, and is amplified by the driver 52 until a predetermined required voltage level, and is supplied to the opposite electrode C.

Fig. 3 shows a change t to $(t + 240)$ with the passage of time when the clock signal CLK2 is inputted to the shift register 50. In Fig. 3, the voltage of negative polarity is supplied from the opposite electrode driving circuit 24 to each of the opposite electrodes C_1 to C_{240} in the case of "0", and the voltage of positive polarity is supplied from the opposite electrode driving circuit 24 to each of the opposite electrodes C_1 to C_{240} in the case of "1". This input signal of "0" or "1" is determined by the polarity inverted signal FR. For example, the signal of "0" or "1" is supplied to the opposite electrode driving circuit 24 every frame period in the frame inversion driving system. In the line inversion driving system, the signal of "0" or "1" is supplied to the opposite electrode driving circuit 24 every frame period and every selected period.

The operation of the opposite electrode driving circuit 24 will next be explained in the case of the frame inversion driving system.

At a time t , "0" is inputted to the flip flops FF1 to FF240, and the voltage of negative polarity is supplied to the 240 opposite electrodes C_1 to C_{240} . At a time $(t + 1)$, "1" is inputted to the flip flop FF1, and "0" is inputted to the other flip flops FF2 to FF240. The voltage of positive polarity is supplied to only the opposite electrode C_1 connected to this flip flop FF1. Similarly, at a time $(t + 2)$, the voltage of positive polarity is supplied to the opposite electrode C_1 connected to the flip flop FF1 and the opposite electrode C_2 connected to the flip flop FF2. Similarly, "1" is shifted, and the voltage of positive polarity is supplied to the opposite electrodes C_1 to C_{240} respectively connected to the flip flops FF1 to FF240 at a time $(t + 240)$.

The timing chart of Fig. 4 will next be explained by using the liquid crystal device of Fig. 1. Fig. 4 shows a view in which the invention is applied to the frame inversion driving system in which the polarity of a voltage applied to the liquid crystal layer is changed every frame period. An operation shown in Fig. 3 corresponds to a frame period f_2 of Fig. 4.

09818263-071604
100420-EG281860

A scanning line Y_1 is selected and a data signal voltage $+V_d$ of positive polarity is supplied to each of data lines X_1 to X_n by a scanning signal S_1 supplied at the beginning of a frame period f_1 . Accordingly, the voltage

5 $+V_d$ of positive polarity is supplied from the data lines X_1 to X_n to each pixel electrode 32. A voltage $-V_{com}$ of negative polarity is supplied from the opposite electrode driving circuit 24 in synchronization with this scanning signal S_1 based on the clock signal CLK2.

10 Next, a scanning line Y_2 is selected and a data signal voltage $+V_d$ of positive polarity is supplied to each of data lines X_1 to X_n by a scanning signal S_2 . Accordingly, the voltage $+V_d$ of positive polarity is supplied from the data lines X_1 to X_n to each pixel

15 electrode 32. In this case, timing of the voltage $-V_{com}$ of negative polarity supplied from the opposite electrode driving circuit 24 is synchronized with the scanning signal S_2 .

20 Similarly, when a scanning line Y_3 is selected by a scanning signal S_3 , a data signal voltage $+V_d$ of positive polarity is supplied to each of the data lines X_1 to X_n . Accordingly, the voltage $+V_d$ of positive polarity is supplied to each pixel electrode 32 through the data lines X_1 to X_n . In this case, timing of the voltage $-V_{com}$ of

negative polarity supplied from the opposite electrode driving circuit 24 is synchronized with the scanning signal S_3 .

Similarly, timing of the voltage $-V_{com}$ of negative polarity supplied from the opposite electrode driving circuit 24 is synchronized with a scanning signal S . In a subsequent frame period f_2 , timing of a voltage $+V_{com}$ of positive polarity supplied from the opposite electrode driving circuit 24 is similarly synchronized with the scanning signal S .

Thus, in this embodiment, when the polarity of a voltage applied to the liquid crystal layer is inverted, the voltage applied to the opposite electrode is changed in synchronization with timing at a selecting time of each scanning line. Accordingly, when the polarity of the voltage applied to the opposite electrode is inverted in synchronization with the beginning of the frame period, it is possible to prevent a voltage caused by parasitic capacity from being applied to the liquid crystal layer so that flicker appearing in a liquid crystal panel can be restrained.

Second Embodiment

The timing chart of Fig. 5 will be explained by using

the liquid crystal device of Fig. 1. Fig. 5 shows a view in which the invention is applied to a line inversion driving system for changing the polarity of the voltage applied to the liquid crystal layer every frame and every scanning line.

A scanning line Y_1 is selected and a data signal voltage $+V_d$ of positive polarity is supplied to each of data lines X_1 to X_n by a scanning signal S_1 supplied at the beginning of a frame period f_1 . Accordingly, the voltage $+V_d$ of positive polarity is supplied to each pixel electrode 32 through the data lines X_1 to X_n . A voltage $-V_{com}$ of negative polarity is supplied from the opposite electrode driving circuit 24 in synchronization with this scanning signal S_1 .

Next, a scanning line Y_2 is selected and a data signal voltage $-V_d$ of negative polarity is supplied to each of data lines X_1 to X_n by a scanning signal S_2 . Accordingly, the voltage $-V_d$ of negative polarity is supplied from the data lines X_1 to X_n to each pixel electrode 32. In this case, timing of a voltage $+V_{com}$ of positive polarity supplied from the opposite electrode driving circuit 24 is synchronized with the scanning signal S_2 .

Similarly, when a scanning signal Y_3 is selected by a

scanning signal S_3 , a data signal voltage $+V_d$ of positive polarity is supplied to each of the data lines X_1 to X_n . Accordingly, the voltage $+V_d$ of positive polarity is supplied from the data lines X_1 to X_n to each pixel electrode 32. In this case, timing of a voltage $-V_{com}$ of negative polarity supplied from the opposite electrode driving circuit 24 is synchronized with the scanning signal S_3 .

Similarly, the voltage $-V_{com}$ of negative polarity or the voltage $+V_{com}$ of positive polarity alternately supplied from the opposite electrode driving circuit 24 is synchronized with timing of the scanning signal S .

In a frame period f_2 , the voltage $-V_{com}$ of negative polarity or the voltage $+V_{com}$ of positive polarity alternately supplied from the opposite electrode driving circuit 24 is similarly synchronized with the scanning signal S .

In this embodiment, when the polarity of the voltage supplied to the liquid crystal layer is inverted, the voltage applied to the opposite electrode is changed in synchronization with timing at a selecting time of each scanning line. Thus, it is possible to restrain a change in voltage applied to a pixel due to the influence of parasitic capacity accumulated within the TFT 30 and

wiring. Further, in this embodiment, it is sufficient to invert the voltage polarity of only the opposite electrode C corresponding to each scanning line Y in a frame period instead of every selected period. Thus, in comparison with the conventional line inversion driving system, frequency in driving the opposite electrode by the opposite electrode driving circuit 24 can be restrained so that power consumption can be reduced.

Third Embodiment

Fig. 6 shows a liquid crystal device in a third embodiment of the invention.

A data signal, a synchronous signal and a clock signal are supplied to a signal control circuit section 112. The signal control circuit section 112 supplies a clock signal CLKX, a horizontal synchronous signal Hsync1 and a data signal Db to a data line driving circuit 122. The signal control circuit section 112 supplies a clock signal CLKY and a vertical synchronous signal Vsync1 to a scanning line driving circuit 120. The signal control circuit section 112 also supplies a polarity inverted signal FR and the clock signal CLKY to an opposite electrode driving circuit 124.

Similar to the gray scale voltage circuit section 14,

a gray scale voltage circuit section 114 supplies a voltage as a reference to the data line driving circuit 122. Similar to the power supply circuit section 16, a power supply circuit section 116 supplies power to each device
5 for operating the liquid crystal device.

Here, the vertical synchronous signal Vsync1 is a signal for determining each subfield defined by dividing one field (one frame). A signal inverted in level is supplied by the polarity inverted signal FR to the opposite
10 electrode driving circuit 124 every one subfield. The clock signal CLKY is a signal for prescribing a horizontal scanning period S. The horizontal synchronous signal Hsync1 is a signal outputted by the clock signal CLKX after each RGB data signal Db on one line is latched to the data
15 line driving circuit 122. A counter for counting the vertical synchronous signal Vsync1 is arranged in the signal control circuit section 112 although this counter is not illustrated. A signal supplied as the polarity inverted signal FR is determined based on results of this
20 counter.

Here, a concept of the subfield will next be explained.

In this embodiment, for example, the liquid crystal device shown in Fig. 7 is set to be able to perform eight

pixel in the subfield Sf_1 . In contrast to this, the voltage V_0 is applied to the other subfields Sf_2 to Sf_7 . Here, a voltage effective value is calculated by an averaged square root of the second power of a voltage instant value over one period (one field). Namely, when the subfield Sf_1 is set so as to be $(V_1/V_7)^2$ with respect to one field f , the voltage effective value applied to the liquid crystal layer within one field f becomes V_1 .

Thus, periods of the subfields Sf_1 to Sf_7 are set and a voltage according to the gray scale data is applied to the liquid crystal layer so that the gray scale display with respect to each transmittance can be performed although only binary voltages V_1 and V_7 are supplied to the liquid crystal layer.

The signal control circuit section 112 converts the supplied data signal of three bits in each of RGB to a binary signal D_s every subfields Sf_1 to Sf_7 . This binary signal D_s is supplied to the data line driving circuit 122, and one of the voltages V_0 and V_7 is applied to the liquid crystal layer as a data signal voltage V_d .

Fig. 7 shows a voltage waveform of gray scale data (000) to (111) applied to the liquid crystal layer. The voltage V_7 ("H") or the voltage V_0 ("L") is applied to the liquid crystal layer in each period of the subfields Sf_1 to

Sf₇ in accordance with each gray scale data. For example, in the case of gray scale data (001), (HLLLLLL) is applied to the liquid crystal layer in an order of the subfields Sf₁ to Sf₇.

5 Fig. 8 is a timing chart showing an operation of the liquid crystal device of Fig. 6.

In each subfield, a period p for supplying scanning signals S₁ to S_m is set to be shorter than that in a subfield Sf₃ set as a shortest subfield period.

10 In the subfield Sf₁, a data signal voltage Vd is supplied in the scanning period S₁. A voltage Vcom of polarity reverse to that of the data signal voltage Vd is supplied from the opposite electrode driving circuit 124 to an opposite electrode C₁ in synchronization of the supply
15 of the data signal voltage Vd. Similarly, the data signal voltage Vd is supplied in the scanning period S_m, and a voltage Vcom of polarity reverse to that of the data signal voltage Vd is supplied from the opposite electrode driving circuit 124 to an opposite electrode C_m in synchronization
20 with the supply of the data signal voltage Vd.

Thus, when the liquid crystal device is operated, it is possible to restrain a change in the voltage applied to the liquid crystal layer due to parasitic capacity, etc. caused when the polarity of the opposite electrode C is

inverted by the polarity inverted signal FR in
synchronization with the beginning of a frame period.

Further, when the line inversion driving is
conventionally performed, the frame period f is divided
5 into a plurality of subfields so that frequency for
operating the opposite electrode driving circuit 124 is
increased in proportional to frequency for inverting the
polarity of the voltage of the opposite electrode.
However, in this embodiment, the opposite electrode C is
10 constructed as shown in Fig. 9. Accordingly, it is
possible to operate each opposite electrode only when a
corresponding scanning line is selected. Therefore,
frequency in operating the opposite electrode by the
opposite electrode driving circuit 124 can be restrained,
15 and power consumption can be reduced.

In the embodiment, the scanning line Y is selected
one by one. However, when a plurality of scanning lines
are selected and operated, similar effects are obtained by
operating the opposite electrode on each line corresponding
20 to a selected scanning line in synchronization with a
selected period of the scanning line.

The invention is not limited to the embodiment, but
can be variously modified and embodied within the scope of
features of the invention. For example, the invention is

not limited to driving of the liquid crystal device of the TFT type, but can be also applied to an image display unit using a plasma display unit.

The invention can be applied to any electronic
5 equipment having the liquid crystal device. For example, the invention can be applied to various kinds of electronic equipment such as a portable telephone, a game machine, an electronic note, a personal computer, a word processor, a television and a car navigation device.